

WHAT IS CLAIMED IS:

1. A resampler for use with a bit pump having a receive path  
couplable to an oscillator, comprising:

an interpolation stage, coupled to an input of said resampler,  
configured to receive a one-bit input signal representing at least  
a portion of a receive signal propagating along said receive path  
and generate a plurality of intermediate samples from at least two  
input samples associated with said one-bit input signal; and

a selection stage, coupled to said interpolation stage,  
configured to select one of said plurality of intermediate samples  
thereby providing an output sample that corresponds to a phase of  
said oscillator.

2. The resampler as recited in Claim 1 wherein said  
interpolation stage is configured to receive multiple one-bit input  
signals representing at least a portion of said receive signal and  
generate a corresponding plurality of intermediate samples from at  
least two input samples associated with each of said multiple one-  
bit input signals.

3. The resampler as recited in Claim 2 wherein said  
2 selection stage is configured to select corresponding ones of said  
3 plurality of intermediate samples thereby providing output samples  
4 that correspond to said phase of said oscillator.

4. The resampler as recited in Claim 3 further comprising a  
2 combining stage configured to combine said output samples.

5. The resampler as recited in Claim 1 further comprising a  
2 filter stage configured to filter said output sample.

6. The resampler as recited in Claim 5 wherein said filter  
2 stage comprises one of a second and third order section.

7. The resampler as recited in Claim 1 further comprising a  
2 delay stage.

8. A method of resampling at least a portion of a receive  
2 signal propagating along a receive path couplable to an oscillator  
3 of a bit pump, comprising:

4 receiving a one-bit input signal representing said at least a  
5 portion of said receive signal;

6 generating a plurality of intermediate samples from at least  
7 two input samples associated with said one-bit input signal; and

8 selecting one of said plurality of intermediate samples  
9 thereby providing an output sample that corresponds to a phase of  
10 said oscillator.

9. The method as recited in Claim 8 further comprising  
2 receiving multiple one-bit input signals representing at least a  
3 portion of said receive signal and generating a corresponding  
4 plurality of intermediate samples from at least two input samples  
5 associated with each of said multiple one-bit input signals.

10. The method as recited in Claim 9 further comprising  
2 selecting corresponding ones of said plurality of intermediate  
3 samples thereby providing output samples that correspond to said  
4 phase of said oscillator.

11. The method as recited in Claim 10 further comprising  
2 combining said output samples.

12. The method as recited in Claim 8 further comprising  
2 filtering said output sample.

13. The method as recited in Claim 12 wherein said filtering  
2 is performed by a filter stage having one of a second and third  
3 order section.

14. The method as recited in Claim 9 further comprising  
2 delaying ones of said multiple one-bit input signals.

0065216-082900

15. A bit pump having a transmit and receive path,  
2 comprising:

3 a precoder, coupled to said transmit path, that preconditions  
4 a transmit signal propagating along said transmit path;

5 a modulator, coupled to said precoder, that reduces a noise  
6 associated with said transmit signal;

7 an analog-to-digital converter, coupled to said receive path,  
8 that converts a receive signal received at said bit pump into a  
9 digital format;

10 a resampler, coupled to said analog-to-digital converter and  
11 an oscillator of said bit pump, including:

12 an interpolation stage, coupled to an input of said  
13 resampler, that receives a one-bit input signal representing  
14 at least a portion of said receive signal and generates a  
15 plurality of intermediate samples from at least two input  
16 samples associated with said one-bit input signal, and

17 a selection stage, coupled to said interpolation stage,  
18 that selects one of said plurality of intermediate samples  
19 thereby providing an output sample that corresponds to a phase  
20 of said oscillator; and

21 an echo canceling system, coupled between said transmit and  
22 receive path, that attenuates an echo in said receive signal.

16. The bit pump as recited in Claim 15 wherein said  
2 interpolation stage receives multiple one-bit input signals  
3 representing at least a portion of said receive signal and  
4 generates a corresponding plurality of intermediate samples from at  
5 least two input samples associated with each of said multiple one-  
6 bit input signals.

17. The bit pump as recited in Claim 16 wherein said  
2 selection stage selects corresponding ones of said plurality of  
3 intermediate samples thereby providing output samples that  
4 correspond to said phase of said oscillator.

18. The bit pump as recited in Claim 17 wherein said  
2 resampler further comprises a combining stage that combines said  
3 output samples.

19. The bit pump as recited in Claim 15 wherein said  
2 resampler further comprises a filter stage that filters said output  
3 sample.

20. The bit pump as recited in Claim 19 wherein said filter  
2 stage comprises one of a second and third order section.

21. The bit pump as recited in Claim 15 wherein said  
2 resampler further comprises a delay stage.

09652115-032900

22. A transceiver, comprising:

a framer that formats signals within said transceiver;

a bit pump coupled to said framer and having a transmit and receive path, including:

a precoder, coupled to said transmit path, that preconditions a transmit signal propagating along said transmit path;

a modulator, coupled to said precoder, that reduces a noise associated with said transmit signal;

an analog-to-digital converter, coupled to said receive path, that converts a receive signal received at said bit pump into a digital format;

a resampler, coupled to said analog-to-digital converter and an oscillator of said bit pump, including:

an interpolation stage, coupled to an input of said resampler, that receives a one-bit input signal representing at least a portion of said receive signal and generates a plurality of intermediate samples from at least two input samples associated with said one-bit input signal, and

a selection stage, coupled to said interpolation stage, that selects one of said plurality of intermediate



23 samples thereby providing an output sample that  
24 corresponds to a phase of said oscillator; and  
25 an echo canceling system, coupled between said transmit  
26 and receive path, that attenuates an echo in said receive  
27 signal; and  
28 a controller that controls an operation of said framer and  
29 said bit pump.

0066280" 9775216-082900  
2 23. The transceiver as recited in Claim 22 wherein said  
3 interpolation stage receives multiple one-bit input signals  
4 representing at least a portion of said receive signal and  
5 generates a corresponding plurality of intermediate samples from at  
6 least two input samples associated with each of said multiple one-  
bit input signals.

2 24. The transceiver as recited in Claim 23 wherein said  
3 selection stage selects corresponding ones of said plurality of  
4 intermediate samples thereby providing output samples that  
correspond to said phase of said oscillator.

2 25. The transceiver as recited in Claim 24 wherein said  
3 resampler further comprises a combining stage that combines said  
output samples.

26. The transceiver as recited in Claim 22 wherein said  
2 resampler further comprises a filter stage that filters said output  
3 sample.

27. The transceiver as recited in Claim 26 wherein said  
2 filter stage comprises one of a second and third order section.

28. The transceiver as recited in Claim 21 wherein said  
2 resampler further comprises a delay stage.

006521E.002900